A 39 dB DR CMOS Log-Amp RF Power Detector with ± 1.1 dB Temperature Drift from -40 to 85°C
نویسندگان
چکیده
This paper presents a temperature compensated logarithmic amplifier (log-amp) RF power detector implemented in CMOS 0.18μm technology. The input power can range from -50 to +10 dBm for RF signals ranging from 100 MHz to 1.5 GHz. This design attains a typical DR of 39 dB for a ±1 dB logconformance error (LCE). Up to 900 MHz the temperature drift is never larger than ±1.1 dB for all 24 measured samples over a temperature range from -40 to +85◦C. The current consumption is 6.3 mA from a 1.8 V power supply and the chip area is 0.76 mm2.
منابع مشابه
A New Ultra-Wideband Low Noise Amplifier With Continuous Gain Control
This paper presents a new variable gain low noise amplifier (VG-LNA) for ultra-wideband (UWB) applications. The proposed VG-LNA uses a common-source (CS) with a shunt-shunt active feedback as an input stage to realize input matching and partial noise cancelling. An output stage consists of a gain-boosted CS cascode and a gain control circuit that moves the high resonant frequency to higher freq...
متن کاملRanging Sensor Heads
Typical Specifications (Dual Channel) Parameters / Model # SRF-24120910-D1 SRF-35121010-D1 SRF-77121210-D1 RF frequency 24.150 GHz 35.500 GHz 76.500 GHz Transmitter output power +10 dBm (typical) +10 dBm (typical) +10 dBm (typical) Receiver conversion loss 9 dB (typical) 10 dB (typical) 12 dB (typical) IF bandwidth DC to 100 MHz (minimum) DC to 100 MHz (minimum) DC to 100 MHz (minimum) I/Q Chan...
متن کاملLow-Area/Low-Power CMOS Op-Amps Design Based on Total Optimality Index Using Reinforcement Learning Approach
This paper presents the application of reinforcement learning in automatic analog IC design. In this work, the Multi-Objective approach by Learning Automata is evaluated for accommodating required functionalities and performance specifications considering optimal minimizing of MOSFETs area and power consumption for two famous CMOS op-amps. The results show the ability of the proposed method to ...
متن کاملA 1 . 1 V 81 . 8 dB Delta - Sigma ADC
A 1.1 V 81.8 dB delta-sigma analog-to-digital converter (ADC) is presented. The split time integration technique for implementing multi-bit digital-to-analog converter (DAC) without using DEM has been developed and used. In order to reduce power consumption and area, a successive approximation register (SAR) ADC is employed to function as both multi-bit quantizer and summing adder without using...
متن کاملA CMOS bandgap reference for differential signal processing - Solid-State Circuits, IEEE Journal of
A switched-capacitor fully differential bandgap reference is presented that employs a standard double-poly CMOS process. It generates a differential reference voltage of 6.2 V with a standard deviation of about 24 mV and a typical temperature stability of 15.2 ppm/”C over an extended temperature range from 40 to + 85°C. These performance results are obtained without using any trimming in mass p...
متن کامل